



US 20110233529A1

(19) **United States**(12) **Patent Application Publication****Chung et al.**(10) **Pub. No.: US 2011/0233529 A1**(43) **Pub. Date: Sep. 29, 2011**

(54) **SUBSTRATE INCLUDING THIN FILM TRANSISTOR, METHOD OF MANUFACTURING THE SUBSTRATE, AND ORGANIC LIGHT EMITTING DISPLAY APPARATUS INCLUDING THE SUBSTRATE**

Publication Classification

(51) **Int. Cl.**
H01L 51/52 (2006.01)
H01L 29/786 (2006.01)
H01L 21/336 (2006.01)

(76) **Inventors:** **Yun-Mo Chung**, Yongin-City (KR); **Ki-Yong Lee**, Yongin-City (KR); **Jin-Wook Seo**, Yongin-City (KR); **Min-Jae Jeong**, Yongin-City (KR); **Yong-Duck Son**, Yongin-City (KR); **Byung-Soo So**, Yongin-City (KR); **Seung-Kyu Park**, Yongin-City (KR); **Byoung-Keon Park**, Yongin-City (KR); **Dong-Hyun Lee**, Yongin-City (KR); **Kil-Won Lee**, Yongin-City (KR); **Tak-Young Lee**, Yongin-City (KR); **Jong-Ryuk Park**, Yongin-City (KR); **Jae-Wan Jung**, Yongin-City (KR)

(52) **U.S. Cl.** 257/40; 257/384; 438/197; 257/E29.273; 257/E51.018; 257/E21.411

(57) **ABSTRACT**

A substrate including a thin film transistor, the substrate including an active layer disposed on the substrate, the active layer including a channel area and source and drain areas, a gate electrode disposed on the active layer, the channel area corresponding to the gate electrode, a gate insulating layer interposed between the active layer and the gate electrode, an interlayer insulating layer disposed to cover the active layer and the gate electrode, the interlayer insulating layer having first and second contact holes partially exposing the active layer, source and drain electrodes disposed on the interlayer insulating layer, the source and drain areas corresponding to the source and drain electrodes, and ohmic contact layers, the ohmic contact layers being interposed between the interlayer insulating layer and the source and drain electrodes, and contacting the source and drain areas through the first and second contact holes.

(21) **Appl. No.:** 12/929,694

(22) **Filed:** Feb. 9, 2011

(30) **Foreign Application Priority Data**

Mar. 24, 2010 (KR) 10-2010-0026403




FIG. 1




FIG. 2





FIG. 5



**SUBSTRATE INCLUDING THIN FILM
TRANSISTOR, METHOD OF
MANUFACTURING THE SUBSTRATE, AND
ORGANIC LIGHT EMITTING DISPLAY
APPARATUS INCLUDING THE SUBSTRATE**

BACKGROUND

[0001] 1. Field

[0002] Embodiments relate to a substrate including a thin film transistor, a method of manufacturing the substrate, and an organic light emitting display apparatus including the substrate.

[0003] 2. Description

[0004] Flat display devices may include emissive type and a non-emissive type display devices. Emissive type display devices may include, for example, flat cathode ray tubes, plasma display panels (PDPs), and electroluminescent display devices. Non-emissive type display devices may include liquid crystal displays (LCDs). Electroluminescent display devices may have a wide viewing angle, excellent contrast, and rapid response speed and, thus, have recently been highlighted as the next generation display devices. Such electroluminescent display devices may include inorganic electroluminescent devices or organic electroluminescent devices, referring to the materials for forming an emission layer.

[0005] Organic electroluminescent devices may be used in self-luminous displays that emit light by electrical excitation of fluorescent organic compounds. As the electroluminescent devices may be driven using a low voltage, may be easily made thin, and have a wide viewing angle and rapid response speed, they have received considerable attention.

[0006] An organic electroluminescent device may include an emission layer formed of an organic material and interposed between an anode and a cathode. When an anode voltage and a cathode voltage are respectively applied to the anode and the cathode, holes injected from the anode move to the emission layer through a hole transport layer and electrons move from the cathode to the emission layer through an electron transport layer, so that the holes and the electrons recombine in the emission layer and form excitons.

[0007] The excitons transition from an excited state to a ground state, thereby making the fluorescent molecules of the emission layer emit light and form an image. A full-color type organic electroluminescent device may include pixels that emit red R, green G, and blue B color to thus realize a full color image.

[0008] In such an organic electroluminescent device, a pixel defining layer may be formed on both ends of the anode. A predetermined opening may be formed in the pixel defining layer. Then, the emission layer and the cathode may be sequentially formed on the anode exposed to the outside through the opening.

SUMMARY

[0009] It is a feature of an embodiment to provide a substrate including a thin film transistor that may be manufactured without using an ion doping process, a method of manufacturing the substrate, and an organic light emitting display apparatus including the substrate.

[0010] At least one of the above and other features and advantages may be realized by providing a substrate including a thin film transistor, the substrate including an active layer disposed on the substrate, the active layer including a

channel area and source and drain areas, a gate electrode disposed on the active layer, the channel area corresponding to the gate electrode, a gate insulating layer interposed between the active layer and the gate electrode, an interlayer insulating layer disposed to cover the active layer and the gate electrode, the interlayer insulating layer having first and second contact holes partially exposing the active layer, source and drain electrodes disposed on the interlayer insulating layer, the source and drain areas corresponding to the source and drain electrodes, and ohmic contact layers, the ohmic contact layers being interposed between the interlayer insulating layer and the source and drain electrodes, and contacting the source and drain areas through the first and second contact holes.

[0011] The ohmic contact layers may include amorphous silicon layers including ion impurities, or multi-crystalline silicon layers including ion impurities.

[0012] The ion impurities may be N⁺ or P⁺ impurities.

[0013] The ohmic contact layers may be plasma enhanced chemical vapor deposition (PECVD) layers formed by injecting phosphorous-based gas or boron-based gas during forming of the amorphous silicon layers or the multi-crystalline silicon layers.

[0014] The source and drain areas may be conductive.

[0015] The source and drain areas may be conductive due to a plasma process using phosphorous-based gas or boron-based gas.

[0016] First and second areas of the source and drain areas that contact the ohmic contact layers may be conductive.

[0017] The first and second areas may be conductive due to a plasma process using phosphorous-based gas or boron-based gas after forming the ohmic contact layers.

[0018] First and second areas of the source and drain areas that contact the ohmic contact layers may be conductive.

[0019] The first and second areas may be conductive due to a plasma process using phosphorous-based gas or boron-based gas after forming the ohmic contact layers.

[0020] The substrate may further include a buffer layer interposed between the substrate and the active layer to cover the substrate.

[0021] At least one of the above and other features and advantages may also be realized by providing a method of manufacturing a substrate, the method including forming an active layer on the substrate, the active layer including a channel area and source and drain areas, forming a gate insulating layer on the active layer, forming a gate electrode on the gate insulating layer, forming an interlayer insulating layer on the substrate to cover the gate electrode, forming first and second contact holes in the interlayer insulating layer to partially expose the source and drain areas, forming ohmic contact layers that contact the source and drain areas through the first and second contact holes, and forming source and drain electrodes disposed on the ohmic contact layers.

[0022] Forming the ohmic contact layers may include forming amorphous silicon layers including ion impurities, or forming multi-crystalline silicon layers including ion impurities.

[0023] The ion impurities may be N⁺ or P⁺ impurities.

[0024] Forming the ohmic contact layers may include injecting phosphorous-based gas or boron-based gas during a plasma enhanced chemical vapor deposition (PECVD) process used to form the amorphous silicon layers or the multi-crystalline silicon layers.

[0025] The method may further include, after forming the gate electrode and before forming the interlayer insulating layer, performing a plasma process on the source and drain areas using a phosphorous-based gas or boron-based gas so as to provide the source and drain areas with conductivity.

[0026] The method may further include, after depositing the ohmic contact layers on the interlayer insulating layer, performing a plasma process using phosphorous-based gas or boron-based gas so as to provide first and second area of the source and drain areas that contact the ohmic contact layers with conductivity.

[0027] The method may further include, after depositing the ohmic contact layers on the interlayer insulating layer, performing a plasma process using a phosphorous-based gas or boron-based gas so as to provide the ohmic contact layers that contact the source and drain areas with conductivity.

[0028] At least one of the above and other features and advantages may also be realized by providing an organic light emitting display apparatus, including an active layer disposed on a substrate, the active layer including a channel area and source and drain areas, a gate electrode disposed on the active layer, the channel area corresponding to the gate electrode, a gate insulating layer interposed between the active layer and the gate electrode, an interlayer insulating layer disposed to cover the active layer and the gate electrode, the interlayer insulating layer having first and second contact holes partially exposing the active layer, source and drain electrodes disposed on the interlayer insulating layer, the source and drain areas corresponding to the source and drain electrodes, ohmic contact layers, the ohmic contact layers being interposed between the interlayer insulating layer and the source and drain electrodes, and contacting the source and drain areas through the first and second contact holes, a passivation film covering the source and drain electrodes, a planarization film disposed on the passivation film, a pixel electrode disposed on the planarization film, the pixel electrode being connected to the drain electrode, a pixel defining layer exposing the pixel electrode, an intermediate layer disposed on the pixel electrode, the intermediate layer configured to emitting light, and an opposite electrode covering the intermediate layer and the pixel defining layer.

[0029] The ohmic contact layers may include amorphous silicon layers including ion impurities, or multi-crystalline silicon layers including ion impurities.

[0030] The ion impurities may be N⁺ or P⁺ impurities.

[0031] The ohmic contact layers may be plasma enhanced chemical vapor deposition (PECVD) layers, the PECVD including injecting a phosphorous-based gas or boron-based gas during forming of the amorphous silicon layers or the multi-crystalline silicon layers.

[0032] The source and drain areas may be conductive.

[0033] The source and drain areas may be conductive due to a plasma process using phosphorous-based gas or boron-based gas.

[0034] First and second areas of the source and drain areas that contact the ohmic contact layers may be conductive.

[0035] The first and second areas may be conductive due to a plasma process using phosphorous-based gas or boron-based gas after forming the ohmic contact layers.

[0036] First and second areas of the source and drain areas that contact the ohmic contact layers may be conductive.

[0037] The first and second areas may be conductive due to a plasma process using phosphorous-based gas or boron-based gas after forming the ohmic contact layers.

[0038] The organic light emitting display apparatus may further include a buffer layer interposed between the substrate and the active layer, the buffer layer covering the substrate.

BRIEF DESCRIPTION OF THE DRAWINGS

[0039] The above and other features and advantages will become more apparent to those of skill in the art by describing in detail example embodiments with reference to the attached drawings, in which:

[0040] FIG. 1 illustrates a schematic cross-sectional diagram of a substrate including a thin film transistor according to an embodiment;

[0041] FIG. 2 illustrates a schematic cross-sectional diagram of a substrate including a thin film transistor according to another embodiment;

[0042] FIG. 3 illustrates a schematic cross-sectional diagram of a substrate including a thin film transistor according to another embodiment;

[0043] FIG. 4 illustrates a schematic cross-sectional diagram of a substrate including a thin film transistor according to another embodiment; and

[0044] FIG. 5 illustrates a schematic cross-sectional diagram of an organic light emitting display apparatus according to another embodiment.

DETAILED DESCRIPTION

[0045] Korean Patent Application No. 10-2010-0026403, filed on Mar. 24, 2010, in the Korean Intellectual Property Office, and entitled: "Substrate Including Thin Film Transistor, Method of Manufacturing the Substrate, and Organic Light Emitting Display Apparatus Including the Substrate," is incorporated by reference herein in its entirety.

[0046] Example embodiments will now be described more fully hereinafter with reference to the accompanying drawings; however, they may be embodied in different forms and should not be construed as limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the invention to those skilled in the art.

[0047] In the drawing figures, the dimensions of layers and regions may be exaggerated for clarity of illustration. It will also be understood that when a layer or element is referred to as being "on" another layer or substrate, it can be directly on the other layer or substrate, or intervening layers may also be present. Further, it will be understood that when a layer is referred to as being "under" another layer, it can be directly under, and one or more intervening layers may also be present. In addition, it will also be understood that when a layer is referred to as being "between" two layers, it can be the only layer between the two layers, or one or more intervening layers may also be present. Like reference numerals refer to like elements throughout.

[0048] FIG. 1 illustrates a schematic cross-sectional diagram of a substrate 101 including a thin film transistor according to an embodiment.

[0049] Referring to FIG. 1, the substrate 101 may have the thin film transistor formed thereon. The substrate 101 may be, e.g., a glass substrate or a plastic substrate.

[0050] A buffer layer 102 may be formed on the substrate 101. The buffer layer 102 may be formed of an insulating material having a barrier characteristic. For example, the buffer layer 102 may be formed of SiO₂ or SiN_x.

[0051] An active layer 103 may be formed on the buffer layer 102. The active layer 103 may be formed of a semiconductor material, and may be formed by patterning the semiconductor material formed on the buffer layer 102. For example, the semiconductor material may be deposited on the buffer layer, and the deposited semiconductor material may be patterned to form the active layer 103. The active layer 103 may be divided into a channel area 103a, a source area 103c, and a drain area 103b, with the channel area 103a connecting the source area 103c with the drain area 103b.

[0052] The active layer 103 may be formed of, e.g., an inorganic semiconductor material or an organic semiconductor material. Examples of the inorganic semiconductor material for forming the active layer 103 may include CdS, GaS, ZnS, CdSe, CaSe, ZnSe, CdTe, SiC, and Si. Examples of the organic semiconductor for forming the active layer 103 may include, as a polymer, polythiophene or a derivative thereof, poly(p-phenylene vinylene) (PPV) or a derivative thereof, polyparaphenylene or a derivative thereof, polyfluorene or a derivative thereof, polythiophene vinylene or a derivative thereof, polythiophene-hetero aromatic ring group copolymer or a derivative thereof, and as a low molecular weight material, pentacene, tetracene, oligoacene of naphthalene or derivatives thereof, alpha-6-thiophene, oligothiophene of alpha-5-thiophene or derivatives thereof, phthalocyanine (containing or not containing a metal) or derivatives thereof, pyromellitic dianhydride or pyromellitic diimide or derivatives thereof, and perylenetetracarboxylic acid dianhydride or perylenetetracarboxylic diimide or derivatives thereof.

[0053] A gate insulating layer 104 may be formed on the channel area 103a of the active layer 103. The gate insulating layer 104 may be formed of, e.g., an insulating material such as SiO₂ or SiN_x.

[0054] A gate electrode 105 may be formed on the gate insulating layer 104. The gate electrode 105 may be formed of, e.g., a conductive metal film such as MoW, Al, Cr, or Al/Cu, various conductive materials such as a conductive polymer, etc. The gate electrode 105 may be formed to cover an area corresponding to the channel area 103a of the active layer 103.

[0055] The gate insulating layer 104 and the gate electrode 105 may be formed as follows. First, an insulating material may be deposited on the buffer layer 102 so as to cover the active layer 103. Then, a metal layer may be deposited on the deposited insulating material. Next, the deposited insulating material and metal layer may be partially removed so as to expose the source area 103c and drain area 103b of the active layer 103. The deposited insulating material and metal layer may be removed by, e.g., dry etching or wet etching. When dry etching is used, the deposited insulating material and metal layer may be etched at the same time. When wet etching is used, the deposited insulating material and metal layer may be discontinuously etched, e.g., in separate etching operations. After the deposited insulating material and metal layer are etched, the gate insulating layer 104 and the gate electrode 105 may be stacked on the channel area 103a of the active layer 103.

[0056] An interlayer insulating layer 106 may be formed to cover the active layer 103 and the gate electrode 105. The interlayer insulating layer 106 may be formed of, e.g., an insulating material such as SiO₂ or SiN_x.

[0057] The interlayer insulating layer 106 may have first and second contact holes 106a and 106b that partially expose the active layer 103. The first and second contact holes 106a

and 106b may expose a second area A of the drain area 103b and a first area B of the source area 103c, respectively.

[0058] Ohmic contact layers 107a and 107b may be formed to contact the second area A of the drain area 103b and the first area B of the source area 103c, respectively, the second area A of the drain area 103b and the first area B of the source area 103c being exposed through the first and second contact holes 106a and 106b. The ohmic contact layers 107a and 107b may form an ohmic contact by contacting the exposed second area A of the drain area 103b and the exposed first area B of the source area 103c.

[0059] The ohmic contact layers 107a and 107b may be amorphous silicon layers including ion impurities, polycrystalline silicon layers, etc. For example, the ohmic contact layers 107a and 107b may be amorphous silicon layers including N+ or P+ ion impurities or polycrystalline silicon layers.

[0060] The ohmic contact layers 107a and 107b may be formed by injecting phosphorous-based gas or boron-based gas during forming of the amorphous silicon layers or the multi-crystalline silicon layers by using plasma enhanced chemical vapor deposition (PECVD). In this process, the ohmic contact layers 107a and 107b may be formed to be, e.g., amorphous silicon layers or multi-crystalline silicon layers, such layers having ion impurities without employing an ion injecting process. Thus, the ohmic contact layers 107a and 107b may include ion impurities by injecting phosphorous-based gas or boron-based gas during PECVD, which is used to form amorphous silicon layers (or multi-crystalline silicon layers), instead of depositing amorphous silicon layers on the interlayer insulating layer 106 and subsequently doping, i.e., injecting, them with ions as in the related art. In general, when the amorphous silicon layers are deposited on the interlayer insulating layer 106 and subsequently ions are doped therein, as in the related art, ion doping may be difficult when a large-sized flat display panel is formed (for example, the 8th generation or next generation organic light emitting display apparatus). In contrast, according to an embodiment, amorphous silicon layers (or multi-crystalline silicon layers) including ion impurities may be formed without using an ion injecting process so that a thin film transistor may be formed on a large-substrate by using a simple process. Also, as an expensive ion injection device is not needed, manufacturing costs may be reduced. In an implementation, the ohmic contact layers 107a and 107b may be formed, and formed to have conductivity, by a process that consists essentially of PECVD using a phosphorous- or boron-containing gas during the PECVD.

[0061] As described above, embodiments may provide a substrate including a thin film transistor, a method of manufacturing the substrate, and an organic light emitting display apparatus including the substrate, in which a separate ion injecting process is not needed to form ohmic contact layers. Thus, formation of the ohmic contact layers may be achieved without using the ion injecting process.

[0062] Source and drain electrodes (collectively, source/drain electrodes) 108 and 109 may be disposed on the ohmic contact layers 107a and 107b, respectively. The ohmic contact layers 107a and 107b and the source/drain electrodes 108 and 109 may be formed as follows. First, an amorphous silicon layer (or multi-crystalline silicon layer) including ion impurities may be formed to cover the interlayer insulating layer 106. Then, a metal layer for source/drain electrodes may be deposited on the amorphous silicon layer (or multi-crys-

talline silicon layer) including ion impurities. Then, the amorphous silicon layer (or multi-crystalline silicon layer) including ion impurities and the metal layer are patterned by using photolithography and thereby, the source/drain electrodes 108 and 109 are formed on the ohmic contact layers 107a and 107b.

[0063] FIG. 2 illustrates a schematic cross-sectional diagram of a substrate including a thin film transistor according to another embodiment.

[0064] As compared to the substrate including the thin film transistor illustrated in FIG. 1, the substrate including a thin film transistor illustrated in FIG. 2 according to the present embodiment may include source/drain areas 203c and 203b of an active layer 203 that are conductive. The source/drain areas 203c and 203b may be made conductive using a plasma process. For example, the gate insulating layer 104 and the gate electrode 105 may be formed to expose the source/drain areas 203c and 203b of the active layer 203, and then a plasma process may be performed using a phosphorous-based gas or boron-based gas before forming the interlayer insulating layer 106. Due to the plasma process, the source/drain areas 203c and 203b of the active layer 203 may be conductive. As the source/drain areas 203c and 203b of the active layer 203 may be conductive, an on current generated due to offset may be prevented from being reduced. Other structures and processes with regard to the substrate illustrated in FIG. 2 may be the same as those for the substrate including the thin film transistor illustrated in FIG. 1. Accordingly, descriptions thereof will not be repeated.

[0065] FIG. 3 illustrates a schematic cross-sectional diagram of a substrate including a thin film transistor according to another embodiment.

[0066] As compared to the substrate including the thin film transistor illustrated in FIG. 1, the substrate including a thin film transistor illustrated in FIG. 3 according to the present embodiment may include the first area B and the second area A of source/drain areas 303c and 303b that contact the ohmic contact layers 107a and 107b, wherein the first area B and the second area A are conductive. The first area B and the second area A of the source/drain areas 303c and 303b that contact the ohmic contact layers 107a and 107b may be made conductive using a plasma process. For example, the ohmic contact layers 107a and 107b may be formed, and then a plasma process may be performed using a phosphorous-based gas or boron-based gas. Due to the plasma process, the first area B and the second area A of the source/drain areas 303c and 303b that contact the ohmic contact layers 107a and 107b may be made conductive. As the first area B and the second area A of the source/drain areas 303c and 303b that contact the ohmic contact layers 107a and 107b may be conductive, an on current generated due to offset may be prevented from being reduced. Other structures and processes with regard to the substrate illustrated in FIG. 3 may be the same as those for the substrate including the thin film transistor illustrated in FIG. 1. Accordingly, descriptions thereof will not be repeated.

[0067] FIG. 4 illustrates a schematic cross-sectional diagram of a substrate including a thin film transistor according to another embodiment.

[0068] As compared to the substrate including the thin film transistor illustrated in FIG. 1, the substrate including a thin film transistor illustrated in FIG. 4 according to the present embodiment may include source/drain areas 403c and 403b of an active layer 403 that are conductive, and the first area B and the second area A of source/drain areas 403c and 403b

that contact the ohmic contact layers 107a and 107b, wherein the first area B and the second area A are conductive. Thus, the source/drain areas 403c and 403b of the active layer 403 may be conductive, and then the first area B and the second area A of source/drain areas 403c and 403b that contact the ohmic contact layers 107a and 107b may be conductive. Conductivity of the first area B and the second area A of source/drain areas 403c and 403b that contact the ohmic contact layers 107a and 107b may be higher than conductivity of other areas except for the first area B and the second area A.

[0069] In an implementation, the gate insulating layer 104 and the gate electrode 105 may be formed to expose the source/drain areas 403c and 403b of the active layer 403, and then a plasma process may be performed using a phosphorous-based gas or boron-based gas before forming the interlayer insulating layer 106. Using the plasma process, the source/drain areas 403c and 403b of the active layer 403 may be made conductive. After the plasma process, the interlayer insulating layer 106 and the ohmic contact layers 107a and 107b may be formed, and then a plasma process may be performed using a phosphorous-based gas or boron-based gas. Thus, the plasma process may be performed twice. Using to the second plasma process, the first area B and the second area A of source/drain areas 403c and 403b that contact the ohmic contact layers 107a and 107b may have higher conductivity than other areas except for the first area B and the second area A. As the source/drain areas 403c and 403b of the active layer 403, and the first area B and the second area A of source/drain areas 403c and 403b that contact the ohmic contact layers 107a and 107b, may be conductive, an on current generated due to offset may be prevented from being reduced. Other structures and processes with regard to the substrate illustrated in FIG. 4 are the same as those for the substrate including the thin film transistor illustrated in FIG. 1. Accordingly, descriptions thereof will not be repeated.

[0070] FIG. 5 illustrates a schematic cross-sectional diagram of an organic light emitting display apparatus according to another embodiment.

[0071] Referring to FIG. 5, the organic light emitting display apparatus according to the present embodiment may include a passivation film 110, a planarization film 111, a pixel electrode 112, an intermediate layer 113, and an opposite electrode 114 formed on the substrate including the thin film transistor illustrated in FIG. 1. The organic light emitting display apparatus of FIG. 5 may include the substrate including the thin film transistor illustrated in FIG. 1 or any of the substrates including the thin film transistor illustrated in FIGS. 2 through 4.

[0072] The structure below the passivation film 110 may be the same as the structure illustrated in FIG. 1 and thus a description thereof will not be repeated.

[0073] The passivation film 110, which may be, e.g., SiO₂ or SiN_x, may be formed on the source/drain electrodes 109 and 108. The planarization film 111, which may be formed of, e.g., an organic material such as acryl, polyimide, or benzocyclobutene (BCB), may be formed on the passivation film 110.

[0074] The pixel electrode 112 may operate as an anode of an organic electroluminescent device and may be formed on the planarization film 111. Also, a pixel defining layer 115, which may be formed of, e.g., an organic material, may cover the pixel electrode 112.

[0075] A predetermined opening may be formed in the pixel defining layer 115. Then, the intermediate layer 113

may be formed on the pixel defining layer 115 and the pixel electrode 112 may be exposed through the opening. The intermediate layer 113 may include an emission layer. Various other organic light emitting display apparatuses may be similarly applied.

[0076] The organic electroluminescent device may display predetermined image information by emitting red, green, and blue light according to a flow of current. The organic electroluminescent device may include the pixel electrode 112, the opposite electrode 114, and the intermediate layer 113. The pixel electrode 112 may be connected to the drain electrode 108 of the thin film transistor and receive a positive power voltage, the opposite electrode 114 may cover the entire pixel and supply a negative power voltage, and the intermediate layer 113 may be interposed between the pixel electrode 112 and the opposite electrode 114 and emit light.

[0077] The pixel electrode 112 and the opposite electrode 114 may be insulated from each other by the intermediate layer 113, and may apply voltages of different polarities so that light is emitted at the intermediate layer 113.

[0078] The intermediate layer 113 may include, e.g., low-molecular weight organic layers or polymer organic layers. If the intermediate layer 113 includes the low-molecular weight organic layers, the intermediate layer 113 may have a single or multi-layered structure including one or more of a hole injection layer (HIL), a hole transport layer (HTL), an emission layer (EML), an electron transport layer (ETL), and an electron injection layer (EIL). Examples of available organic materials may include copper phthalocyanine (CuPc), N,N-di(naphthalene-1-yl)-N,N'-diphenyl-benzidine (NPB), or tris-8-hydroxyquinoline aluminum (Alq3). These low-molecular weight organic layers are formed by, e.g., vacuum deposition.

[0079] If the intermediate layer 113 includes the polymer organic layers, the intermediate layer 113 may mostly have a structure including a HTL and an EML. In this case, the HTL may be formed of, e.g., poly(ethylenedioxythiophene) (PEDOT), and the EML may be formed of, e.g., polyphenylenevinyls (PPVs) or polyfluorenes. The HTL and the EML may be formed by, e.g., screen printing, inkjet printing, or the like. The intermediate layer 113 is not limited thereto and may vary in structure.

[0080] The intermediate layer 113 may be formed by, e.g., spin coating. For example, an organic material may be coated to cover the pixel electrode 112 and the pixel defining layer 115. Then, the first substrate 101 may be rotated. The organic material coated on the pixel defining layer 115 may be removed according to the rotation of the first substrate 101, and the organic material coated on the pixel electrode 112 may remain. Then, the organic material coated on the pixel electrode 112 may be plasticized so as to form the intermediate layer 113.

[0081] The pixel electrode 112 may function as an anode and the opposite electrode 114 may function as a cathode. In another implementation, the pixel electrode 112 may function as a cathode and the opposite electrode 114 may function as an anode.

[0082] The pixel electrode 112 may be, e.g., a transparent or reflective electrode. If the pixel electrode 112 is a transparent electrode, the pixel electrode 112 may be formed of, e.g., indium tin oxide (ITO), indium zinc oxide (IZO), zinc oxide (ZnO), or indium oxide (In₂O₃). If the pixel electrode 112 is a reflective electrode, the pixel electrode 112 may be formed by, e.g., forming a reflective unit using silver (Ag), magne-

sium (Mg), aluminum (Al), platinum (Pt), palladium (Pd), gold (Au), nickel (Ni), neodymium (Nd), iridium (Ir), chromium (Cr), or a compound thereof, and forming a layer using ITO, IZO, ZnO, or In₂O₃ on the reflective unit.

[0083] In addition, the opposite electrode 114 may be, e.g., a transparent or reflective electrode. If the opposite electrode 114 is a transparent electrode, the opposite electrode 114 may function as a cathode and may be formed by, e.g., depositing a metal having a low work function, such as lithium (Li), calcium (Ca), lithium fluoride/calcium (LiF/Ca), lithium fluoride/aluminum (LiF/Al), aluminum (Al), silver (Ag), magnesium (Mg), or a compound thereof, to face the intermediate layer 113, and forming an auxiliary electrode layer or a bus electrode line on the deposited metal by using, e.g., a material for forming a transparent electrode such as ITO, IZO, ZnO, or In₂O₃, or the like. If the opposite electrode 114 is a reflective electrode, the opposite electrode 114 is formed by, e.g., depositing Li, Ca, LiF/Ca, LiF/Al, Al, Ag, Mg, or a compound thereof on the entire surface of the pixel electrode 114.

[0084] As described above, a substrate including a thin film transistor may be manufactured without using ion doping. Thus, a large-sized organic light emitting display apparatus may be easily manufactured.

[0085] Example embodiments have been disclosed herein, and although specific terms are employed, they are used and are to be interpreted in a generic and descriptive sense only and not for purpose of limitation. Accordingly, it will be understood by those of skill in the art that various changes in form and details may be made without departing from the spirit and scope of the present invention as set forth in the following claims.

What is claimed is:

1. A substrate including a thin film transistor, the substrate comprising:

- an active layer disposed on the substrate, the active layer including a channel area and source and drain areas;
- a gate electrode disposed on the active layer, the channel area corresponding to the gate electrode;
- a gate insulating layer interposed between the active layer and the gate electrode;
- an interlayer insulating layer disposed to cover the active layer and the gate electrode, the interlayer insulating layer having first and second contact holes partially exposing the active layer;
- source and drain electrodes disposed on the interlayer insulating layer, the source and drain areas corresponding to the source and drain electrodes; and
- ohmic contact layers, the ohmic contact layers being interposed between the interlayer insulating layer and the source and drain electrodes, and contacting the source and drain areas through the first and second contact holes.

2. The substrate as claimed in claim 1, wherein the ohmic contact layers include:

- amorphous silicon layers including ion impurities, or
- multi-crystalline silicon layers including ion impurities.

3. The substrate as claimed in claim 2, wherein the ion impurities are N⁺ or P⁺ impurities.

4. The substrate as claimed in claim 2, wherein the ohmic contact layers are plasma enhanced chemical vapor deposition (PECVD) layers formed by injecting phosphorous-based gas or boron-based gas during forming of the amorphous silicon layers or the multi-crystalline silicon layers.

5. The substrate as claimed in claim 2, wherein the source and drain areas are conductive.

6. The substrate as claimed in claim 5, wherein the source and drain areas are conductive due to a plasma process using phosphorous-based gas or boron-based gas.

7. The substrate as claimed in claim 5, wherein first and second areas of the source and drain areas that contact the ohmic contact layers are conductive.

8. The substrate as claimed in claim 7, wherein the first and second areas are conductive due to a plasma process using phosphorous-based gas or boron-based gas after forming the ohmic contact layers.

9. The substrate as claimed in claim 2, wherein first and second areas of the source and drain areas that contact the ohmic contact layers are conductive.

10. The substrate as claimed in claim 9, wherein the first and second areas are conductive due to a plasma process using phosphorous-based gas or boron-based gas after forming the ohmic contact layers.

11. The substrate as claimed in claim 1, further comprising a buffer layer interposed between the substrate and the active layer to cover the substrate.

12. A method of manufacturing a substrate, the method comprising:

- forming an active layer on the substrate, the active layer including a channel area and source and drain areas;
- forming a gate insulating layer on the active layer;
- forming a gate electrode on the gate insulating layer;
- forming an interlayer insulating layer on the substrate to cover the gate electrode;
- forming first and second contact holes in the interlayer insulating layer to partially expose the source and drain areas;
- forming ohmic contact layers that contact the source and drain areas through the first and second contact holes; and
- forming source and drain electrodes disposed on the ohmic contact layers.

13. The method as claimed in claim 12, wherein forming the ohmic contact layers includes:

- forming amorphous silicon layers including ion impurities, or
- forming multi-crystalline silicon layers including ion impurities.

14. The method as claimed in claim 13, wherein the ion impurities are N⁺ or P⁺ impurities.

15. The method as claimed in claim 13, wherein forming the ohmic contact layers includes injecting phosphorous-based gas or boron-based gas during a plasma enhanced chemical vapor deposition (PECVD) process used to form the amorphous silicon layers or the multi-crystalline silicon layers.

16. The method as claimed in claim 15, further comprising, after forming the gate electrode and before forming the interlayer insulating layer, performing a plasma process on the source and drain areas using a phosphorous-based gas or boron-based gas so as to provide the source and drain areas with conductivity.

17. The method as claimed in claim 16, further comprising, after depositing the ohmic contact layers on the interlayer insulating layer, performing a plasma process using phosphorous-based gas or boron-based gas so as to provide first and second area of the source and drain areas that contact the ohmic contact layers with conductivity.

18. The method as claimed in claim 15, further comprising, after depositing the ohmic contact layers on the interlayer insulating layer, performing a plasma process using a phosphorous-based gas or boron-based gas so as to provide the ohmic contact layers that contact the source and drain areas with conductivity.

19. An organic light emitting display apparatus, comprising:

- an active layer disposed on a substrate, the active layer including a channel area and source and drain areas;
- a gate electrode disposed on the active layer, the channel area corresponding to the gate electrode;
- a gate insulating layer interposed between the active layer and the gate electrode;
- an interlayer insulating layer disposed to cover the active layer and the gate electrode, the interlayer insulating layer having first and second contact holes partially exposing the active layer;
- source and drain electrodes disposed on the interlayer insulating layer, the source and drain areas corresponding to the source and drain electrodes;
- ohmic contact layers, the ohmic contact layers being interposed between the interlayer insulating layer and the source and drain electrodes, and contacting the source and drain areas through the first and second contact holes;
- a passivation film covering the source and drain electrodes;
- a planarization film disposed on the passivation film;
- a pixel electrode disposed on the planarization film, the pixel electrode being connected to the drain electrode;
- a pixel defining layer exposing the pixel electrode;
- an intermediate layer disposed on the pixel electrode, the intermediate layer configured to emitting light; and
- an opposite electrode covering the intermediate layer and the pixel defining layer.

20. The organic light emitting display apparatus as claimed in claim 19, wherein the ohmic contact layers include:

- amorphous silicon layers including ion impurities, or
- multi-crystalline silicon layers including ion impurities.

* * * * *

专利名称(译)	包括薄膜晶体管的基板，制造基板的方法，以及包括该基板的有机发光显示装置		
公开(公告)号	US20110233529A1	公开(公告)日	2011-09-29
申请号	US12/929694	申请日	2011-02-09
[标]申请(专利权)人(译)	钟云MO 李基永 徐真旭 JEONG MIN JAE SON YONG DUCK SO BYUNG SOO 朴升KYU PARK BYOUNG KEON 李东HYUN LEE WON KIL 李德YOUNG 朴钟RYUK 郑在WAN		
申请(专利权)人(译)	钟云-MO 李基勇 SEO锦旭 JEONG MIN-JAE SON YONG-DUCK SO炳SOO 朴升圭 PARK BYOUNG-KEON 李东炫 李KIL-WON 李TAK-YOUNG 朴钟RYUK 郑在WAN		
当前申请(专利权)人(译)	钟云-MO 李基勇 SEO锦旭 JEONG MIN-JAE SON YONG-DUCK SO炳SOO 朴升圭 PARK BYOUNG-KEON 李东炫 李KIL-WON 李TAK-YOUNG 朴钟RYUK 郑在WAN		
[标]发明人	CHUNG YUN MO LEE KI YONG SEO JIN WOOK JEONG MIN JAE SON YONG DUCK SO BYUNG SOO PARK SEUNG KYU		

发明人

IPC分类号

CPC分类号

优先权

其他公开文献

US8373198

外部链接

Espacenet USPTO

摘要(译)

This cross-sectional view shows a semiconductor device with a central gate structure (105) and side gates (106a, 106b). The device is built on a substrate (101) with a base layer (102). The central gate (105) is surrounded by a gate oxide layer (106). The side gates (106a, 106b) are positioned on the sides of the central gate. The device includes a central channel region (103a) and side channel regions (103b, 103c). The top surface is covered by a passivation layer (108) with openings (107a, 107b) for contacts. The side gates are connected to a common terminal (109).